H1902

## **AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## Listing of Claims:

1. (Currently amended): A system for mitigating line-edge roughness on a semiconductor device, comprising:

a monitoring component that monitors information associated with at least one critical dimension and line-edge roughness on a photoresist;

a non-lithographic shrink component that facilitates <u>selectively</u> mitigating line-edge roughness; and

a trim etch component that facilitates <u>selectively</u> achieving a target satisfying the at least <u>one</u> critical dimension <u>specification</u>.

- 2. (Cancelled)
- 3. (Currently amended): The system of claim 1[[2]], the monitoring component comprising at least one of a scatterometry system and a Scanning Electron Microscopy system.
- 4. (Currently amended): The system of claim 1, further comprising a processor that processes data associated with the at least one effective dimension and line-edge roughness on a photoresist.
- 5. (Currently amended): The system of claim 4, the processor comprising an artificial intelligence component that facilitates making inferences regarding at least one of mitigating line-edge roughness and achieving targetthe at least one critical dimension specification on a photoresist.

- 6. (Original): The system of claim 5, the artificial intelligence component comprising at least one of a support vector machine, a neural network, an expert system, a Bayesian belief network, fuzzy logic, and a data fusion engine.
- 7. (Currently amended): The system of claim 1, further comprising a memory component that stores data associated with at least one of mitigating line-edge roughness and achieving target the at least one critical dimension specification on a photoresist.
- 8. (Original): The system of claim 7, the memory component comprising at least one of volatile and non-volatile memory.
- 9. (Currently amended): The system of claim 1, the non-lithographic shrink component comprising at least one of a thermal reflew component, a chemical a Resolution Enhancement Lithography Assisted by Chemical Shrink (RELACS<sup>TM</sup>) component, and a Shrink Assist Film for Enhanced Resolution (SAFIER) shrink enhancement component.
- 10. (Original): A method for mitigating line-edge roughness on a semiconductor device, comprising:

determining whether line-edge roughness is extant on a patterned photoresist; employing a non-lithographic shrink technique to mitigate line-edge roughness; and employing a trim etch technique to compensate for any increase in critical dimension between lines on a photoresist.

- 11. (Previously presented): The method of claim 10, further comprising processing information associated with photoresist line status.
- 12. (Previously presented): The method of claim 10, further comprising making inferences regarding photoresist line status.

- 13. (Previously presented): The method of claim 10, further comprising storing information associated with photoresist line status.
- 14. (Previously presented): The method of claim 10, the presence of line-edge roughness is determined *via* employing at least one of a scatterometry technique and Scanning Electron Microscopy.
- 15. (Currently amended): The method of claim 10, the non-lithographic shrink technique comprising at least one of a thermal reflow-technique, a chemical Resolution Enhancement Lithography Assisted by Chemical Shrink (RELACS<sup>TM</sup>) technique, an expansion technique and a shrink enhancement Shrink Assist Film for Enhanced Resolution (SAFIER) technique.
- 16. (Currently amended): The method of claim 10, further comprising generating feedback data that facilitates controlling at least one parameter associated with at least one of <u>LERline-edge roughness</u> mitigation and critical dimension maintenance.
- 17. (Currently amended): A system for mitigating line-edge roughness on a semiconductor device, comprising:

means for determining critical dimensions and line-edge roughness on a photoresist.

means for mitigating line-edge roughness; and

means for-trimming removing excess resist material to achieve a target critical dimension.

- 18. (Original): The system of claim 17, further comprising means for monitoring photoresist line status.
- 19. (Original): The system of claim 17, further comprising means for processing information associated with photoresist line status.
- 20. (Original): The system of claim 17, further comprising means for storing information associated with photoresist line status.

- H1902
- 21. (Original): The system of claim 17, further comprising means for making inferences related to photoresist line status.
- 22. (Currently amended): The system of claim 17, the means for mitigating line-edge roughness comprising means for performing a non-lithographic-shrink technique.
- 23. (Original): The system of claim 17, the means for trimming excess resist material comprising means for performing a trim etch.